Accelerating Critical Section Execution with Asymmetric Multicore Architectures

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Program Execution on Reconfigurable Multicore Architectures

Based on the two observations that diverse applications perform better on different multicore architectures, and that different phases of an application may have vastly different resource requirements, Pal et al. proposed a novel reconfigurable hardware approach for executing multithreaded programs. Instead of mapping a concurrent program to a fixed architecture, the architecture adaptively rec...

متن کامل

Integrating Streaming Computations for Efficient Execution on Novel Multicore Architectures

Streaming has emerged as an important model in present–day applications, ranging from multimedia to scientific computing. Moreover, the emergence of new multicore architectures has resulted with new challenges in efficient utilization of available computational resources. Streaming model offers the portability and scalability of performance with the increasing number of cores. In this paper we ...

متن کامل

Parallelization of Symmetric and Asymmetric security Algorithms for MultiCore Architectures

Symmetric and Asymmetric algorithms are complex that requires large number of mathematical computations to be done. The sequential execution of the algorithms would require a considerable amount of execution time. This may not feasible for most of the applications that require faster rate of encryption and decryption to match the required data flow. The objective of this work is to optimize the...

متن کامل

A Formal Model of Parallel Execution on Multicore Architectures with Multilevel Caches

The performance of software running on parallel or distributed architectures can be severely affected by the location of data. On shared memory multicore architectures, data movement between caches and main memory is driven by tasks executing in parallel on different cores and by a protocol to ensure cache coherence, such as MSI. This paper integrates MSI in a formal model to capture such data ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Micro

سال: 2010

ISSN: 0272-1732

DOI: 10.1109/mm.2010.7